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Abstract: A new pinned photodiode (PPD) CMOS image sensor with reverse biased p-type substrate
has been developed and characterized. The sensor uses traditional PPDs with one additional deep
implantation step to suppress the parasitic reverse currents, and can be fully depleted. The first
prototypes have been manufactured on an 18 µm thick, 1000 Ω·cm epitaxial silicon wafers using
180 nm PPD image sensor process. Both front-side illuminated (FSI) and back-side illuminated (BSI)
devices were manufactured in collaboration with Teledyne e2v. The characterization results from a
number of arrays of 10 µm and 5.4 µm PPD pixels, with different shape, the size and the depth of the
new implant are in good agreement with device simulations. The new pixels could be reverse-biased
without parasitic leakage currents well beyond full depletion, and demonstrate nearly identical
optical response to the reference non-modified pixels. The observed excessive charge sharing in some
pixel variants is shown to not be a limiting factor in operation. This development promises to realize
monolithic PPD CIS with large depleted thickness and correspondingly high quantum efficiency at
near-infrared and soft X-ray wavelengths.
Keywords: CMOS image sensors (CIS); pinned photodiode; full depletion; reverse bias; thermionic
emission
1. Introduction
Pinned photodiode (PPD) monolithic CMOS image sensors (CIS) are the dominant devices in
today’s high performance and consumer imaging due to several key characteristics. The use of
charge transfer between the PPD and the sense node separates the functions of charge collection and
charge-to-voltage conversion [1] and allows the sense node to be optimized separately and to be much
smaller than the PPD. Optimal correlated double sampling can be implemented for suppression of kTC
noise, and together with the very low sense node capacitance makes it possible to routinely achieve
sub-electron read noise [2]. In addition, the dark current in PPD pixels is very low because of the
nearly complete suppression of the surface electron-hole generation by the shallow pinning layer [3],
which also helps to significantly reduce the image lag [4].
For applications requiring high quantum efficiency (QE) in the near-infrared (NIR) and soft X-ray
(<10 keV) bands, the active sensor volume should be tens or even hundreds of micrometers thick due to
the large absorption length of silicon [5]. To prevent deterioration of the modulation transfer function
(MTF) this volume should be fully depleted and even over-depleted [6] in order to increase the carrier
drift velocity and to minimize the charge diffusion during the drift time. High QE devices are normally
back-side illuminated and made on very high resistivity (≈10 kΩ·cm) bulk silicon, however their
normal operating voltages are not sufficient to achieve full depletion beyond approximately 50 µm.
Sensors 2018, 18, 118; doi:10.3390/s18010118 www.mdpi.com/journal/sensors
Sensors 2018, 18, 118 2 of 14
For example, the channel potential in Charge Coupled Devices (CCDs) is in the range 10–15 V, and in
CMOS devices the diode bias rarely exceeds 5 V. To overcome this limitation, a separate reverse bias
is applied across the substrate, and its magnitude depends on the resistivity and the thickness of the
active semiconductor.
Reverse biasing is easily achievable with hybrid CIS or CCDs, but is a challenge for monolithic
PPD devices due to the in-pixel well containing the readout transistors. One PPD example [7] achieves
full depletion at the expense of adding another pn junction and significantly modifying the pixel.
PPD layouts and doping profiles are usually highly optimized for good performance, and any changes
should be carefully considered and simulated. Ideally, the structure of the PPD should not be modified
when adding new elements for reverse biasing, and this has been our goal as well.
As shown in Figure 1 for n-type PPD, the front side p-wells are electrically connected to the p-type
active layer. Since the p-wells are at device ground, applying negative substrate bias VBSB in order to
increase the depletion depth under the PPD would result in large currents flowing from the front side
p-wells to the backside p++ contact, as the p+/p−/p++ structure would conduct resistively.
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The size, shape, depth and doping concentration of the DDE were derived and optimized using
commercial 2D and 3D TCAD tools. The goal was to create a potential distribution in which the
DDE is less positive than the PPDs in order not to interfere with normal charge collection, while
simultaneously forming a substantial potential barrier under the pixel p-wells to prevent parasitic
flow of holes to the substrate. This is easier to achieve if the semiconductor resistivity and Vpin are
high because the size of the depleted region is approximately proportional to the square root of their
product, using the considerations for an abrupt pn junction [9]. At the same time, the pixel p-well
should be as shallow and narrow as possible in order to reduce the distance which has to be bridged.
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Figure 2. Cross section of the new design in a front-side illuminated (FSI) variant, showing the deep
depletion extension (DDE) implant, the guard ring surrounding the pixel array, p-wells and n-wells for
off-pixel transistors, and the edge p-well and its guard space for applying the reverse substrate bias
from the front.
Figure 2 shows some of the other important features in the design. A deep n-well is introduced
to shield the transistor p-wells, and this allows both n-type and p-type Metal-Oxide-Semiconductor
(MOS) transistors to be implemented on chip. The reverse substrate bias is provided from the front
using the wide undepleted silicon along the chip periphery, and a guard space is provided to avoid
junction breakdown. In backside illuminated (BSI) variant the substrate is ground away and a shallow
p++ dopant is implanted into the back surface. The same metal pads are used for connections for both
FSI and BSI variants, but for BSI chips the silicon around the pads is etched away for wire bond access
from the back side.
Figure 3 displays the potential distribution in a simplified 2D PPD model with DDE implants,
containing 3 pixels. The line – ’ sho s the magnitude of the potential barrier under the pixel
p-well and the potential down to the back side of the device. The line B–B’ illustrates the pinning
voltage Vpin at the PPD center and also a region of low electric field (near zero potential gradient)
in this particular direction. Simulations show that if the DDE doping is too high or its size is too
large, the potential distribution under the p-well could form a shallow potential pocket. When the
DDE region becomes more positive than the surrounding semiconductor some electrons get diverted
to the DDE and eventually drained away without reaching the PPDs. On the other hand, too low
DDE doping would not create the necessary potential barrier for prevention of substrate currents.
Some parameter optimization is necessary to tune the behavior of the DDE, but this is greatly helped
by the fact that the potential barrier can be adjusted electrically by the applied reverse bias.
Both the PPD potential and the barrier under the pixel p-well are influenced by the applied reverse
bias because they are isolated space-charge regions and not tied to a fixed potential. Figure 4 shows
that the barrier under the p-well VPW is influenced more strongly by the VBSB than the pinning voltage
Vpin. The reverse bias pulls down both potentials almost linearly, and from the data in Figure 4 we can
calculate dVpin/dVBSB = 0.02 and dVpw/dVBSB = 0.056. The stronger influence on VPW is due to the
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much greater depth of the DDE implant and its weak coupling to the PPDs, and is an important factor
for device operation. The consequence of the decrease of Vpin shown in Figure 4a is a reduction of the
full well capacity (FWC), however this may not be detrimental if the output signal is limited by the
sense node capacitance, as is typical for sensors with high conversion gain.
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For 1000 Ω·cm, 18 µm thick epitaxial silicon and Vpin = 1.8 V full depletion is achieved
approximately at VBSB =−4 V, and further increase of the reverse voltage leads to over-depletion which
can be beneficial for reducing the electron drift time and minimizing the Point Spread Function (PSF).
Because most of the reverse bias drops across the active epitaxial silicon below the PPD, the principle
of operation is applicable to much thicker sensor substrates, which require higher voltages for full
depletion. Regardless of the thickness, the changes to the PPD and p-well potentials will be similar to
the ones shown in Figure 4.
At sufficiently high reverse voltage the potential barrier below the p-well will be eventually
reduced to a level where hole current will start to flow via thermionic emission [9]. However, if this
occurs well above full depletion the condition will not have to be reached, and the device will function
as desired.
The PPD potential is reduced when charge is collected, and since the barrier under the p-well
is derived from the PPDs around it, the barrier will be reduced too. To make sure that this does not
lead to undesirable signal-dependent substrate currents, the DDE has to be designed so that sufficient
barrier height is maintained beyond full well capacity.
3. Prototype Device
A prototype device using the DDE concept was designed by us and manufactured by TowerJazz
Semiconductor on a 180 nm image sensor CMOS process. The device, dubbed BSB1, uses 1000 Ω·cm
18 µm thick epitaxial silicon and contains eight arrays with 32 (V) × 20 (H) pixels each. Half the arrays
are made of 10 µm square pixels and the other half of 5.4 µm pixels, with each array implementing
different length of the DDE implant LDDE. In seven pixel variants the shape of the DDE follows the
shape of the pixel p-well as shown in Figure 5a,b, and overlaps it in increasing steps. The shape
without a notch around the sense node in Figure 5b was used when the design rules for high energy
implants did not allow the manufacture of this narrow feature. In one of the 5.4 µm pixel variants the
DDE only partially covers the p-well as in Figure 5c. This was deemed promising after significant
narrowing of the p-well between the side edges of the PPD, which in simulation was able to achieve
pinch-off naturally. Table 1 lists the design types used in the eight pixel arrays.
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Figure 5. Simplified pixel layouts showing fully overlapping DDE over the p-well with (a) and without
(b) notch around the sense node; and partially overlapping DDE (c). The sense node and the three
transistors are not shown for simplicity.
Table 1. Summary of the pixel design variants with layouts shown in Figure 5.
Variant 10 µm 5.4 µm
1 a c
2 a b
3 a b
4 a b
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Three process variants with different depth of the DDE were manufactured: “shallow”, “medium”
and “deep”, in combination with two different pinning voltages: 1.5 to 1.6 V (low Vpin) and 1.7 to
1.8 V (high Vpin). One wafer type with high Vpin did not receive the DDE implant and was used as a
reference, as the pixels on it did not receive any modifications.
Each row is selected by a simple combinational decoder controlling the row select gate and
two analogue switches to the transfer and the reset gates. The outputs from the eight pixel arrays
are multiplexed to common source followers and connected directly to chip pads. Only the middle
16 columns (out of 20) are read out.
BSB1 was designed to be compatible with backside thinning and illumination by using large bond
pads and the biasing structure shown in Figure 2. Two wafers were processed by Teledyne e2v and
thinned to 12 µm epitaxial thickness, with the silicon around the pads etched away for wire bonding
from the back side, as is typical for such technology. The backside of the sensor was implanted with a
shallow p++ dopant which passivates the surface and provides a low resistance path for the reverse
bias to propagate across all of the device area. Figure 6 shows photographs of both BSB1 variants.
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Figure 6. Photographs of the BSB1 chip: (a) front-side illuminated (FSI) variant; (b) back-side
illuminated (BSI) variant. Die size is 5 mm × 5 mm.
4. Experimental Results
4.1. Leakage Current under Reverse Bias in Darkness
The most important part of the sensor characterization was to establish that the DDE cuts off the
leakage current under reverse substrate bias as intended. Initial results reported in [10] demonstrated
that in all chip variants the reverse current was suppressed. The current was measured for the whole
device and included the contributions from the eight pixel variants in parallel, together with the
off-pixel digital and analog circuitry.
To characterize each DDE variant and measure its reverse current, the individual pixel arrays were
designed with their own substrate connections. The pixel array substrates connect through diodes,
part of the electrostatic discharge (ESD) protection, to the digital substrate as shown in Figure 7a.
The effect is that the worst-performing pixel type can dominate the leakage current when its protection
diode becomes forward biased, and this can limit the voltage applied to the whole chip.
Figure 8 shows the experimentally measured total substrate current IBSB and the individual
substrate currents from the eight pixel arrays per chip. The I–V curves were taken while the sensor
was continuously read out at 10 fps in darkness, and the current limits were set to 100 µA. This and
all other measurements in this work were carried out at 23 ± 1 ◦C. At low VBSB values the two
currents are dominated by the reverse pn junction currents I1 and I2 as illustrated in Figure 7b. At the
threshold substrate voltage VBSB = Vthr the potential barrier under the p-well is overcome and the
substrate current I3 starts flowing in the opposite direction to I2. This leads to the change of sign in
the current measured by A2, manifesting as “dips” in the I–V curves when the absolute current value
becomes zero.
Sensors 2018, 18, 118 7 of 14
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(a) and 5.4 µm pixel variants (b) from a high Vpin, medium DDE wafer. The absolute current values are
plotted due to the change of sign of the pixel array currents. The plot with the chip removed indicates
the sensitivity of the current measurement using the source measure unit model U2722A.
The dominant current is from the 5.4 µm array 1, which is the only one using the design in
Figure 5c. The currents from the other seven arrays, which all use the fully overlapping design in
Figure 5a or Figure 5b, are orders or magnitude lower. The length LDDE (shown in Figure 2) increases
in equal steps of 0.2 µm following the number of the pixel array.
Beyond the threshold voltage Vthr the leakage current increases exponentially with the reverse
voltage and can e described by thermionic emission of holes over a potential ba rier, with an additional
current I2 from the rev rse-biased pn junction. The absol te value of the arr y substrate current Ir can
be expressed from [9] as:
|Ir| = |I3 − I2| =
∣∣∣∣AT2Sm∗hm0 exp
(
−VPW + βVBSB
kT/q
)
− I2
∣∣∣∣, (1)
where A is the Richardson’s constant for free electrons, S is the total area of the pixel p-well, m0 is
the free electron mass, m∗h is the effective hole mass in p-type silicon, VPW is the potential barrier
height under the p-well at zero reverse bias, and β < 0 is a proportionality coefficient describing the
approximately linear decrease of the barrier height with increasing VBSB. In (1) the absolute value of
VBSB is used even if in practice it is negative with respect to ground. Good estimates for VPW and β are
obtained from the simulations in Figure 4b by fitting a straight line to the peak potential under the
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p-well as a function of VBSB. The absolute value of the threshold voltage can be expressed from (1) at
the point when the thermionic current equals I2 and gives
|Vthr| = − 1β
{
kT
q
ln
(
AT2S
I2
m∗h
m0
)
−VPW
}
. (2)
Figure 9 shows the measured threshold voltages in all of the 10 µm pixel variants.
The experimental data indicates the trend for the Vthr to increase with the length and the depth of the
DDE implant, and qualitatively agrees with the TCAD simulations. However, a reliable quantitative
comparison is difficult to obtain due to the several simplifications that had to be made in order to
model a 3 × 3 pixel array in 3D.
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Figure 9. Experimentally measured threshold voltages in the 10 µm pixel vari nts with high Vpin
(closed symbols, solid lines) and low pi (open symbols, dashed lines) for the three DE depths.
The error bars indicate the spread in Vthr alculated from the v ilable samples.
In all pixel variants except those using the shallow DDE implant the threshold voltage exceeds
4 V even for the shortest LDDE. This result indicates that devices with medium and deep DDE can be
over-depleted for both low and high Vpin.
4.2. Electro-Optical Performance
4.2 1 Phot Response
Electro- ptical char cterization was carried out by taking multiple images at increasing
illumination levels, from which the phot n transfer curves (PTC) [11] at differ nt conditions are
obtained. The PTC is a powerful characterization to l which can reveal hid en aspects of pixel
operation through its sensitiv ty to deviations from the ideal Poisson oise distribution.
Figure 10 shows the PTCs obtained from the same 10 µm pixel design in FSI and BSI variants,
together with e refe nc pixel which was made only in FSI variant. The five sets of data are virtu lly
indistinguishable, and ow ide tical charge-to-voltage conversi n gain f 78 µV/e− (obtained from
the slopes at l w signa values) and FWC. Applying reverse substrate bias b yond full depletion does
not result in any etrimental effects o the characteristics of the sensor. In addi on, measur ments
of the se sor’s linearity and imag lag have shown that there is negligible differenc between the
reference and the new pixel designs, and that this does not change under reverse bias. The readout
noise was below 5 e− RMS.
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Interestingly enough, even large substrate leakage currents reaching hundreds of icroa ps do
not visibly change the photo response of the sensor. While the PPD is collecting electrons, the substrate
current consists of holes, and the two carriers do not interact. Of course, in any practical application
the substrate current must be kept to negligible levels or the reverse voltage applied to the sensor will
be severely limited.
The results fro the 5.4 µ pixel variants exhibit different characteristics and are discussed
further on.
. . . Ill i ti
, i
i l .
t i lt , it il decrease too. ill t l
cu rent of the whole chip and the ndividual pixel arrays were meas red under high
leve s of illumination. The light stimulus was gener ted by a LED pulse immediately following a
readout, thus ensuring that he ollected charge is stored in the PPDs for the entire duration of the
integration time. Because he integration time was much longer than the readout time (100 ms and
2 ms, respectively), this is equivalent to constant llumi ation with the desired intensity.
i re 1 shows the measured currents in a 10 µm pixel variant nd reveals a shift in the threshold
voltage with incr asing illumination evels. This is a clear indication that the potenti l barrier u der
the p-well decreases when harge is stored in the PPD, as exp cted. However, even at signal levels
reaching 10 times FWC, Vthr r mains well above the vo tage needed t maintain full deplet on.
The chip area outside the pixel arrays is covered with deep n-well as shown in Figure 2
and is effectively a large reverse-biased pn junction. At low substrate voltages (below Vthr of the
worst-performing pixel variant) the substrate current of the whole chip should behave as in a typical
photodiode, and increase linearly with the light flux. This is indeed observed in curves (b) and (c) in
Figure 11, and can be used to verify the illumination levels beyond PPD saturation.
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4.2.3. Full Well Limiting
In some 10 µm and in nearly all 5.4 µm pixel variants we observed significant reduction of the
FWC under zero or low reverse bias, which fully or partially recovers once VBSB is increased sufficiently.
The effect is mirrored in the PTC as well, and an example from a 5.4 µm pixel variant is shown in
Figure 12. The FWC gradually increases until it is fully restored to the level seen in the reference pixels,
and this occurs at a reverse bias below the threshold voltage. This “recovery” is observed in all 10 µm
and most 5.4 µm pixel variants showing FWC limiting. The effect is more prominent in pixel variants
with deeper DDE and lower Vpin, as summarized in Table 2.
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Table 2. Pixel variants in which full well capacity (FWC) limiting has been observed are indicated by a
gray-filled box.
High Vpin Low Vpin
10 µm Shallow Medium Deep Medium Deep
1
2
3
4
5.4 µm
1
2
3
4
Simulations indicate that FWC limiting is caused by parasitic charge sharing between pixels,
when the electrostatic potential in the DDE region is more positive than in the surrounding silicon
at the same depth, and a potential pocket is formed as discussed in Section 2. Due to the mesh-like
structure of the DDE implant, the collected charge can propagate to adjacent pixels and eventually gets
drained away by the n+ guard ring terminating the pixel array next to the last DDE implant (Figure 2).
The conditions for charge sharing can occur when the DDE doping concentration is too high and it
cannot be fully depleted, or when its size is too large so that it begins to significantly overlap the PPD.
As shown in the simulation in Figure 4b, with increasing substrate bias the potential barrier under
the p-well is lowered faster than the PPD pinning voltage and the DDE region becomes less attractive
to electrons. At the same time, any potential pockets are gradually reduced and the mechanism for
parasitic charge sharing is eliminated.
Under flat field illumination and FWC limiting the photo response exhibits a distinct roll-off at
the edges of the image array, which is attributed to the hypothesized charge drainage by the n+ guard
ring. The observed reduction of the photo response at the edges is approximately 20% and vanishes
once the FWC is restored.
Due to design rule limitations for high energy implants, even the minimum length DDE occupies
substantial part of a 5.4 µm pixel and extends over the p-well beyond the optimal implant size derived
by simulations. This is largely avoided in the 10 µm pixels simply due to the difference in their size.
As a consequence, most of the 5.4 µm pixel variants need reverse bias in order to eliminate the parasitic
charge sharing.
4.3. X-Ray Response
Low energy X-rays generate well defined signal charges within the semiconductor volume,
and offer an excellent characterization method for image sensors. This is used for measurements of the
conversion gain, image lag, charge sharing and many other parameters.
Figure 13 shows the acquired spectrum from a 55Fe source, emitting characteristic Mn-Kα (5.9 keV)
and Mn-Kβ (6.5 keV) X-rays, with a 10 µm pixel variant. The pixel exhibits approximately four percent
lower FWC at VBSB = 0 V compared to −10 V, and its Vthr is above −15 V. Despite the limited FWC
showing in the suppressed signal variance, the X-ray spectra at the different substrate voltages differ
very little, with a hint of higher fraction of split X-ray events at lower VBSB. The system gain calibration
obtained from the X-ray spectrum was 2.1 e−/ADU, which matches well the gain calculated from the
PTC (2.0 e−/ADU).
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i r . Measurement of the size of a spot illuminatio in a BSI device with high Vpin, medium
DDE at five wavelengths, and a diagram illustrating the illustrating the principle of the measurement.
The diameter of the pinhole is 10 µm.
Short wavelengths (for example 470 nm, 0.6 µm absorption length in silicon) are absorbed near
the back side, and if this region is field-free the charge will undergo some diffusion before collection.
However, if the depletion reaches the back of the device there will be less diffusion, and the projected
spot will appear sharper. Much longer wavelengths (for example 940 nm, 54 µm absorption length)
are absorbed throughout the thickness of the device and the charge spread is much less sensitive to the
extent of depletion, in particular in our relatively thin 12 µm BSI devices. From these considerations
we expect the spot size to be less sensitive to the depletion depth (and by proxy on the reverse bias) as
the illumination wavelength increases from 470 nm to 940 nm.
Figure 15 shows the measured spot sizes at five different wavelengths as a function of the reverse
bias in a 10 µm pixel array. The cross section of the spot image in the horizontal direction was fitted
with a Gaussian curve and the standard deviation is plotted.
The data is consistent with an increase of the depletion depth with the applied reverse bias VBSB.
The size of the light spot levels off as the depletion edge reaches the back surface. The change of the
spot size is less prominent for longer wavelengths, as discussed above.
5. Conclusions and Outlook
The characterization results from the newly developed reverse-biased PPD C OS image sensor
show successful operation. The device uses a new method for leakage current suppression by creating
a “soft”, electrically adjustable potential barrier below the p-wells in the pixel by the introduction of an
additional deep n-type implant. This allows reverse bias to be applied to the p-type substrate without
undesirable leakage currents, so that the active semiconductor material can be fully depleted.
The operating principle creates new phenomena in PPD CIS such as signal-dependent leakage
current which increases exponentially above a threshold reverse bias, and charge sharing effects.
However, we demonstrate that when the device is correctly designed and operated these effects do not
pose serious limitations. The new pixel design exhibits nearly identical performance to the traditional
PPD pixel it is based on, with the very important difference that the active semiconductor material can
be fully depleted and over-depleted.
This paper demonstrates an image sensor in an 18 µm thick epitaxial high resistivity silicon,
but the principle of operation allows much greater depleted thicknesses to be achieved. The upper
thickness limit is most likely to be determined by the practicalities of applying high voltage to the
device and the deterioration of the MTF due to the increased carrier transit time. Full depletion of the
sensor has been demonstrated in both FSI and BSI chips using two different methods.
This development has the potential to greatly increase the quantum efficiency of PPD CIS at
near-IR and soft X-ray wavelengths, due to the potential to realize sensors with sensitive thickness
in excess of 100 µm. Likely applications are in sensors for astronomy, machine vision, hyperspectral
and high speed imaging, spectroscopy, microscopy and surveillance, as well as for consumer near-IR
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imaging. Soft X-ray (<10 keV) imaging at synchrotron light sources and free electron lasers is also
likely to use this technology.
Future work will involve manufacturing of a large area CIS using one of the described pixel
variants in a thicker epitaxial silicon, and also making a device on bulk silicon with thickness of at
least 100 µm.
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